Protecting Quantum Era Cryptography. Today.

FIQ-AES01C AES-SX Secure Core

Compact AES Encryption Core with Robust SCA/FI Protection for Constrained Devices

FortifyIQ’s Compact AES IP core is an ultra-lightweight hardware accelerator optimized for resource-constrained embedded systems that require secure encryption with minimal area and power consumption. Supporting AES-128 encryption in ECB mode only, the design focuses on essential cryptographic functionality for devices such as smart sensors, RFID, and secure tokens. Despite its small footprint, the core integrates advanced, implementation-agnostic protections against side-channel analysis (SCA) and fault injection (FI) at the RTL level, ensuring strong physical attack resistance. Built for easy integration and hardware-level assurance, this core is engineered to support certification under FIPS 140-3 and Common Criteria, making it a trusted choice for compact, high-assurance secure applications.

Features

  • Efficient Performance
  • SCA/FIA Protections, DFA optional
  • Flexible Interfaces
  • Security Certification Readiness

Applications

  • IoT Devices
  • Automotive Systems
  • Embedded and Industrial Control
  • Authentication Tokens
  • Payment Systems
Technical Overview

FortifyIQ’s Compact AES Encryption Core is a silicon-proven, ultra-compact cryptographic IP designed for extremely resource-constrained embedded systems. Supporting only AES-128 encryption in ECB mode, this core is optimized for secure applications in devices such as smart tags, IoT sensors, secure elements, and battery-powered microcontrollers that require minimal area and power consumption.

To achieve such efficiency, the design is based on a single S-box architecture and a fully serialized round structure, dramatically reducing logic and memory usage while maintaining compliance with the AES standard. Despite its minimal footprint, the core provides robust protection against physical attacks, incorporating FortifyIQ’s innovative RAMBAM protection scheme. This scheme is a highly efficient, algorithmic countermeasure framework designed to mitigate both side-channel analysis (SCA) and fault injection (FI) attacks.

RAMBAM operates entirely at the RTL level, is implementation-agnostic, and introduces no dependency on physical design constraints, ensuring consistent security across ASIC and FPGA targets. A Common Criteria accredited laboratory has independently validated RAMBAM at the highest security assurance level.

In addition to its proven physical security, the core is engineered to meet certification requirements under FIPS 140-3 and Common Criteria, making it suitable for deployment in high-assurance applications where compact, hardened AES encryption is essential. FortifyIQ’s Compact AES Encryption Core combines minimal silicon footprint with advanced certified protection, enabling robust encryption even in the smallest, most power-sensitive embedded systems.

Deliverables

  • SystemVerilog source code or netlist
  • Testbench, input vectors, and expected results
  • Sample timing constraints, synthesis, and simulation scripts
  • Hardware Abstraction Layer (HAL) reference implementation
  • Integration, configuration, and usage manuals Software library
  • Security documentation
FortifyIQ AES Algorithm
AVA_VAN.5 Evaluation & Validation Summary
SGS Brightsight Common Criteria Laboratory
Summary. The leakage analysis (Welch t-test) on over 30 million traces did not show statistically significant first- and second-order differences between trace sets with fixed and random inputs. The template-based DPA analysis, on the pseudo-random trace set for the profiling phase (15 million traces) and on a sub-set of 300k fix input traces for matching phase targeting the first-round S-box output, and template attack on ciphertext, did not indicate any potential information leakage.”
“The results for the soft IP presented in the report were obtained on the TOE which is the basic hardware implementation of the soft IP without additional levels of security (e.g. that are present in a secure silicon layout). Therefore the internal strength of the soft IP itself was evaluated. This indicates that the investigated features and parameters of the soft IP implementation should be robust against SCA and fault injection attacks in different implementations including ASIC. Nevertheless, according to the Common Criteria rules, the strength of the final composite product must be evaluated on its own
Request Technical Details