Skip to content 
Expert insights, academic papers, and videos to fuel your chip-to-cloud security compliance.
Learn More
Product Overview Certifiable Security IP and Tools
High-assurance cryptographic implementations of AES, HMAC, ECC/RSA, PQC, CryptoBox, and Root-of-Trust families, plus software libraries, all exceptionally efficient (PPA-optimized). Validated across simulation, FPGA, and silicon using FortiEDA, our advanced security evaluation suite, against side-channel and fault-injection attacks. Soft-macro and fully portable, our IP is certification-ready (FIPS 140-3, Common Criteria, EMVCo) and deployable across any technology, foundry, or platform.
Ultra-efficient hybrid cryptographic IP cores combining classical and post-quantum algorithms in a single design, with certifiable SCA/FIA protection, optimized per deployment and supporting full crypto-agility across algorithms, parameters, and defenses.
Post-Quantum Cryptography Solutions
FIQ-PQC03-SW
ML-DSA compact signature verification
FIQ-PQC04-SW
CAVP
Certified by NIST ACVP
Hardened ML-KEM (FIPS 203) and ML-DSA (FIPS 204) Lattice-based Key Encapsulation Mechanism (ML-KEM) and Digital Signature Algorithm (ML-DSA)
FIQ-PQC05-SW
SLH-DSA Hardened Stateless Hash-Based Signature Cryptographic Library
FIQ-PQC06-SW
XMSS Hardened Stateful Hash-Based Signature Cryptographic Library
FIQ-PQC07-SW
XMSS-MT Hardened Stateful Hash-Based Signature Cryptographic Library
FIQ-PQC08-SW
LMS Hardened Stateful Hash-Based Signature Cryptographic Library
FIQ-PQC09-SW
LMS/HSS Hardened Stateful Hash-Based Signature Cryptographic Library
Datasheets available upon request
Ultra-efficient, high-performance cryptographic IP delivering exceptional power, performance, and area efficiency, unifying classical and post-quantum cryptography in a single design with certifiable SCA/FIA protection, tailored per deployment and enabling full crypto-agility across algorithms, parameters, and protections.
Integrated Secure Crypto Subsystems
Datasheets available upon request
Configurable AES IPs for every application, from ULP to pipelined high-throughput. SCA/FIA-resistant.
FortiCrypt products utilize protection methods based on finite field arithmetic that implement attack resistance without incurring extra latency costs.
Our core protection algorithm was tested rigorously, passing the Test Vector Leakage Assessment (TVLA) test at 1 billion traces, and was validated by a third-party Common Criteria lab.
Our cores are fully synthesizable, eliminating the need for custom cells or special place & route handling. They are technology-agnostic, ensuring compatibility and security across diverse platforms and devices.
FortiCrypt AES cores deliver high-assurance encryption/decryption with exceptional PPA efficiency, tunable to each deployment case. Their proven protection against side-channel and fault-injection attacks is validated in simulation, FPGA, and in silicon. All cores are designed to support high-assurance certification under standards such as FIPS 140-3 and Common Criteria.
AES IP Cores
AES-SX Family
(Standard, GCM/XTS, DFA-protected)
AES-STORM Ultra-Low Power (ULP) Family
AES-XP Turbo Family
(High-throughput, GCM/XTS)
Datasheets available upon request
Provides high-performance, side-channel and fault injection–resistant hardware implementations of SHA-2 and HMAC. Available in fast-efficient and secure, or highest-security zero-leakage variants, the cores support a range of SHA-2 functions (224, 256, 384, 512) and corresponding HMACs, offering flexibility for embedded and high-assurance systems.
All FortiMAC designs are protected at the RTL-level, and the protection is implementation-agnostic and integration-friendly, supporting systems aiming for the highest levels of Common Criteria and FIPS 140-3 certification.
Hardware IP Cores
Fast-Efficient FortiMAC Family
FortiMAC Family
Datasheets available upon request
Delivers high-throughput elliptic curve cryptography (ECC) with advanced protection against side-channel and fault injection attacks. Supporting ECDH, ECDSA, and EdDSA, it combines low-latency performance with efficient power usage for secure, fast SoC integration. The IP is designed to meet the highest levels of FIPS 140-3 and Common Criteria certifications.
Public-Key Accelerators
Datasheets available upon request
Ultra-compact, fully configurable Root of Trust with certifiable SCA/FIA protection, designed for constrained and high-threat environments, Caliptra-compatible and enabling end-to-end crypto-agility for asymmetric cryptography, including PQC, across algorithms, parameters, and protections.
Root-of-Trust IP
FIQ-RoT01B
Edge AI – Balanced
FIQ-RoT03C
IoT – Compact
FIQ-RoT05B
General Purpose – Balanced
Datasheets available upon request
MACsec, IPsec, and TLS modules based on our hardened AES-GCM cores. SCA/FIA-resistant.
Cryptographic Protocol Engines
FIQ-PRO01F
MACsec – Fast
FIQ-PRO02F
IPsec – Fast
FIQ-PRO03F
TLS – Fast
Datasheets available upon request
Secure entropy sources for compliant systems.
Number Generators
TRNG
Via partnership
PRNG/DRBG
Datasheets available upon request
Compact, high-performance cryptographic libraries with validated SCA/FIA resistance, optimizable per device for low-power execution and deployable on hardware-unprotected systems, with a unified API enabling seamless migration to hardware and hybrid HW/SW deployments.
Forti Cryptographic Libraries
SCA/FIA Hardened
FIQ-PK01-SW
ECC/RSA Cryptographic Library
Hardened Public Key (ECC, RSA, etc.) cryptography in software library for secure boot, and key exchange
PQC Software (Post-Quantum) :
High-efficiency post-quantum cryptographic libraries with validated SCA/FIA resistance, optimizable per device and deployable on legacy or hardware-unprotected systems, supporting all NIST-standardized PQC algorithms with full OTA crypto-agility and a unified API enabling seamless migration to hardware and hybrid HW/SW deployments.
FIQ-PQC03-SW
ML-DSA compact signature verification
FIQ-PQC04-SW
CAVP
Hardened ML-KEM (FIPS 203) and ML-DSA (FIPS 204) Lattice-based Key Encapsulation Mechanism (ML-KEM) and Digital Signature Algorithm (ML-DSA)
FIQ-PQC05-SW
PQC-SLH-DSA Cryptographic Library
SLH-DSA Hardened Stateless Hash-Based Signature Cryptographic Library
FIQ-PQC06-SW
PQC-XMSS-Cryptographic Library
XMSS Hardened Stateful Hash-Based Signature Cryptographic Library
FIQ-PQC07-SW
PQC-XMSS-Cryptographic Library
XMSS-MT Hardened Stateful Hash-Based Signature Cryptographic Library
FIQ-PQC08-SW
PQC-LMS-Cryptographic Library
LMS Hardened Stateful Hash-Based Signature Cryptographic Library
FIQ-PQC09-SW
PQC-LMS/HSS-Cryptographic Library
LMS/HSS Hardened Stateful Hash-Based Signature Cryptographic Library
Datasheets available upon request
Forti EDA Validation Studios
FortifyIQ offers a unique pre-silicon simulation and analysis solution, Side-Channel Studio, which enables you to eradicate SCA vulnerabilities during the design phase. This can result in significant cost and schedule savings in your product development process. The following tools are included in the Studio.
A simulated oscilloscope that captures traces from the design
A leakage analysis tool that extracts cryptographic keys, using all known attack types on simulated or real traces
Acts as a form of leakage-aware debugging, using Hamming weights and distances
Precisely identifies leakage sources down to specific gates or modules
Collects the data relevant to glitch-related leakage
Identifies glitch-related leakage
Enables trace acquisition in massive numbers in parallel
Fault Injection Studio is a software tool which checks the robustness of your device’s design to FIA and analyzes the results, whether simulated or from an actual device.
Simulates the known types of fault injection
Extracts cryptographic keys by analyzing the results of simulated or real fault injection attacks
Why FortifyIQ ?
Validation Assurance
Both the classical and post-quantum solutions are built on mathematically grounded foundations and deep research and validated with FortiEDA tools at certification-grade levels, using industry-standard TVLA methods on up to 1 billion traces and against real-world SCA/FIA attacks, in simulation, on an FPGA board and where applicable, in silicon and in independent labs.
ComprehensiveComplete suite of crypto solutions: hardware IP, software libraries, subsystems, such as Roots of Trust and CryptoBoxes, plus advanced validation tools.
CertifiableDesigned for all compliance levels, including the highest FIPS 140-3, Common Criteria, SESIP, government and others.
EfficientOutstanding area, power, and latency even under highest levels of protection.
Deployment-ReadyFor any digital device. Soft-macro, easy integration. Ideal for smart cards, automotive, satellites, servers, secure AI, and more. Portable across any implementation, technology, and foundry.
Certifications & Security Validation
FortifyIQ’s AES IP core is SGS Brightsight AVA_VAN.5 validated, representing the highest level of side-channel and fault injection attack resistance in hardware cryptography. All other FortifyIQ products undergo rigorous internal security validation, exceeding the requirements of standards such as FIPS 140-3, SESIP, and similar industry benchmarks. We provide comprehensive security validation documentation to support customer certification efforts and system integration. Our hardware security IPs are engineered to meet the most stringent global security demands, ensuring robust protection without compromising power, performance, or area efficiency.
