Ultra-Low-Power AES Core with Proven SCA Protection for Constrained Devices
FortifyIQ’s Ultra-Low-Power AES IP core is a compact encryption engine optimized for deeply embedded and battery-powered systems where minimizing energy and silicon footprint is critical. Supporting AES-128 encryption in ECB mode, the core features a power-efficient, serialized architecture and integrates STORM, a lookup table-based side-channel protection scheme, derived from RAMBAM. STORM includes formally proven resistance against side-channel attacks (SCA) and incorporates fault injection (FI) countermeasures at the RTL level. Entirely algorithmic and implementation-agnostic, this silicon-proven core is ideal for secure IoT endpoints, wearables, and smart sensors aiming to meet FIPS 140-3 and Common Criteria requirements under tight power and area constraints.
Compact AES Encryption Core with Robust SCA/FI Protection for Constrained Devices
Compact accelerator for asymmetric cryptography and AES
Versatile Crypto Box IP Core with Robust SCA/FI Protections for Balanced Embedded Systems
Ultra-Low-Power AES Encryption Core with Full Mode Support and Formally Proven SCA Protection
“Summary. The leakage analysis (Welch t-test) on over 30 million traces did not show statistically significant first- and second-order differences between trace sets with fixed and random inputs. The template-based DPA analysis, on the pseudo-random trace set for the profiling phase (15 million traces) and on a sub-set of 300k fix input traces for matching phase targeting the first-round S-box output, and template attack on ciphertext, did not indicate any potential information leakage.”
” The results for the soft IP presented in the report were obtained on the TOE which is the basic hardware implementation of the soft IP without additional levels of security (e.g. that are present in a secure silicon layout). Therefore the internal strength of the soft IP itself was evaluated. This indicates that the investigated features and parameters of the soft IP implementation should be robust against SCA and fault injection attacks in different implementations including ASIC. Nevertheless, according to the Common Criteria rules, the strength of the final composite product must be evaluated on its own.”
