Expert insights, academic papers, and videos to fuel your chip-to-cloud security compliance.
Learn More
Product Overview Certifiable Security IP and Tools
Ultra-efficient hybrid cryptographic IP cores combining classical and post-quantum algorithms in a single design, with certifiable SCA/FIA protection, optimized per deployment and supporting full crypto-agility across algorithms, parameters, and defenses.
Post-Quantum Cryptography Solutions
FIQ-PQC03-SW
FIQ-PQC05-SW
FIQ-PQC06-SW
FIQ-PQC07-SW
FIQ-PQC08-SW
FIQ-PQC09-SW
Ultra-efficient, high-performance cryptographic IP delivering exceptional power, performance, and area efficiency, unifying classical and post-quantum cryptography in a single design with certifiable SCA/FIA protection, tailored per deployment and enabling full crypto-agility across algorithms, parameters, and protections.
Integrated Secure Crypto Subsystems
AES IP Cores
AES-SX Family
(Standard, GCM/XTS, DFA-protected)
AES-STORM Ultra-Low Power (ULP) Family
AES-XP Turbo Family
(High-throughput, GCM/XTS)
Provides high-performance, side-channel and fault injection–resistant hardware implementations of SHA-2 and HMAC. Available in fast-efficient and secure, or highest-security zero-leakage variants, the cores support a range of SHA-2 functions (224, 256, 384, 512) and corresponding HMACs, offering flexibility for embedded and high-assurance systems.
All FortiMAC designs are protected at the RTL-level, and the protection is implementation-agnostic and integration-friendly, supporting systems aiming for the highest levels of Common Criteria and FIPS 140-3 certification.
Hardware IP Cores
Fast-Efficient FortiMAC Family
FortiMAC Family
Delivers high-throughput elliptic curve cryptography (ECC) with advanced protection against side-channel and fault injection attacks. Supporting ECDH, ECDSA, and EdDSA, it combines low-latency performance with efficient power usage for secure, fast SoC integration. The IP is designed to meet the highest levels of FIPS 140-3 and Common Criteria certifications.
Public-Key Accelerators
Ultra-compact, fully configurable Root of Trust with certifiable SCA/FIA protection, designed for constrained and high-threat environments, Caliptra-compatible and enabling end-to-end crypto-agility for asymmetric cryptography, including PQC, across algorithms, parameters, and protections.
Root-of-Trust IP
FIQ-RoT01B
FIQ-RoT03C
FIQ-RoT05B
Cryptographic Protocol Engines
FIQ-PRO01F
FIQ-PRO02F
FIQ-PRO03F
Secure entropy sources for compliant systems.
Number Generators
TRNG
PRNG/DRBG
FortifyIQ’s software libraries provide devices with certifiable side-channel and fault injection-resistant protection, even in the absence of dedicated security hardware. Each library is optimized for efficient execution, with the AES, for example, achieving up to ~100 Mbps on 1.2 GHz processors and ~900 Mbps on 3.4 GHz processors, with minimal memory requirements and OTA-readiness. All libraries share a unified API with its parallel FortifyIQ hardware IP cores, ensuring consistent integration and enabling seamless migration from software to hardware as system requirements evolve. This interface also supports mixed deployments, where critical operations are accelerated in hardware while others remain in software.
Forti Cryptographic Libraries
SCA/FIA Hardened CL Crypto
FIQ-PK01-CL
PQC Cryptographic Library:
Hardened post-quantum cryptography in software for secure boot, key exchange, and digital signature
FIQ-PQC03-SW
FIQ-PQC05-SW
FIQ-PQC06-SW
FIQ-PQC07-SW
FIQ-PQC08-SW
FIQ-PQC09-SW
Forti EDA Validation Studios
A simulated oscilloscope that captures traces from the design
A leakage analysis tool that extracts cryptographic keys, using all known attack types on simulated or real traces
Acts as a form of leakage-aware debugging, using Hamming weights and distances
Precisely identifies leakage sources down to specific gates or modules
Collects the data relevant to glitch-related leakage
Identifies glitch-related leakage
Enables trace acquisition in massive numbers in parallel
Simulates the known types of fault injection
Extracts cryptographic keys by analyzing the results of simulated or real fault injection attacks
Why FortifyIQ ?
Both the classical and post-quantum solutions are built on mathematically grounded foundations and deep research and validated with FortiEDA tools at certification-grade levels, using industry-standard TVLA methods on up to 1 billion traces and against real-world SCA/FIA attacks, in simulation, on an FPGA board and where applicable, in silicon and in independent labs.
ComprehensiveComplete suite of crypto solutions: hardware IP, software libraries, subsystems, such as Roots of Trust and CryptoBoxes, plus advanced validation tools.
CertifiableDesigned for all compliance levels, including the highest FIPS 140-3, Common Criteria, SESIP, government and others.
EfficientOutstanding area, power, and latency even under highest levels of protection.
Deployment-ReadyFor any digital device. Soft-macro, easy integration. Ideal for smart cards, automotive, satellites, servers, secure AI, and more. Portable across any implementation, technology, and foundry.

Certifications & Security Validation
FortifyIQ’s AES IP core is SGS Brightsight AVA_VAN.5 validated, representing the highest level of side-channel and fault injection attack resistance in hardware cryptography. All other FortifyIQ products undergo rigorous internal security validation, exceeding the requirements of standards such as FIPS 140-3, SESIP, and similar industry benchmarks. We provide comprehensive security validation documentation to support customer certification efforts and system integration. Our hardware security IPs are engineered to meet the most stringent global security demands, ensuring robust protection without compromising power, performance, or area efficiency.